Transistor Sizing Issues And Tool For Multi-threshold Cmos Technology
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 409-414
- https://doi.org/10.1109/dac.1997.597182
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- 50% active-power saving without speed degradation using standby power reduction (SPR) circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Back gated CMOS on SOIAS for dynamic threshold voltage controlPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design considerations and tools for low-voltage digital system designPublished by Association for Computing Machinery (ACM) ,1996
- 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOSIEEE Journal of Solid-State Circuits, 1995
- A comprehensive delay model for CMOS invertersIEEE Journal of Solid-State Circuits, 1995
- Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs)IEEE Journal of Solid-State Circuits, 1993
- A simple MOSFET model for circuit analysisIEEE Transactions on Electron Devices, 1991
- Delay analysis of series-connected MOSFET circuitsIEEE Journal of Solid-State Circuits, 1991
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990