Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas

1 April 1990

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits

Vol. 25 (2) , 584-594
https://doi.org/10.1109/4.52187

Abstract

An alpha -power-law MOS model that includes the carrier velocity saturation effect, which becomes prominent in short-channel MOSFETs, is introduced. The model is an extension of Shockley's square-law MOS model in the saturation region. Since the model is simple, it can be used to handle MOSFET circuits analytically and can predict the circuit behavior in the submicrometer region. Using the model, closed-form expressions for the delay, short-circuit power, and transition voltage of CMOS inverters are derived. The delay expression includes input waveform slope effects and parasitic drain/source resistance effects and can be used in simulation and/or optimization CAD tools. It is found that the CMOS inverter delay becomes less sensitive to the input waveform slope and that short-circuit dissipation increases as the carrier velocity saturation effect in short-channel MOSFETs gets more severe.

Keywords

This publication has 7 references indexed in Scilit:

Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs
IEEE Journal of Solid-State Circuits, 1988
CMOS Circuit Speed and Buffer Optimization
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
The impact of intrinsic series resistance on MOSFET scaling
IEEE Transactions on Electron Devices, 1987
Hot-carrier generation in submicrometer VLSI environment
IEEE Journal of Solid-State Circuits, 1986
Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
IEEE Journal of Solid-State Circuits, 1984
The Simulation of MOS Integrated Circuits Using SPICE2
Published by Defense Technical Information Center (DTIC) ,1980
A Unipolar "Field-Effect" Transistor
Proceedings of the IRE, 1952