Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (4) , 901-906
- https://doi.org/10.1109/4.340
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Measured Flip-Flop Responses to Marginal TriggeringIEEE Transactions on Computers, 1983
- Flip-flop resolving time test circuitIEEE Journal of Solid-State Circuits, 1982
- General theory of metastable operationIEEE Transactions on Computers, 1981
- Prediction of flip-flop behaviour in metastable stateElectronics Letters, 1980
- Critical triggering of integrated flip-flops in synchronizer circuitsInternational Journal of Electronics, 1980
- The Anomalous Behavior of Flip-Flops in Synchronizer CircuitsIEEE Transactions on Computers, 1979
- Anomalous Response Times of Input SynchronizersIEEE Transactions on Computers, 1976
- Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable RegionIEEE Transactions on Computers, 1975
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973
- Time Loss Through Gating of Asynchronous Logic Signal PulsesIEEE Transactions on Electronic Computers, 1966