Hierarchical discrete-event simulation on hypercube architectures
- 1 August 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 10 (4) , 10-20
- https://doi.org/10.1109/40.57727
Abstract
The simulation of systems that include components at varying levels of abstraction is addressed. A performance model of a hierarchical discrete-event simulation algorithm running on a hypercube architecture is presented. The model allows the performance impact of decisions made in the design of the parallel processor as well as in the design of the simulation algorithm to be examined. Three static component partitioning strategies are considered: random partitioning, heuristic partitioning, and simulated annealing. The performance model is applied to digital system simulation.Keywords
This publication has 11 references indexed in Scilit:
- Simulated annealing on a multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multicomputers: message-passing concurrent computersComputer, 1988
- Placement by Simulated Annealing on a MultiprocessorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Performance analysis and design of a logic simulation machinePublished by Association for Computing Machinery (ACM) ,1987
- A Microprocessor-based Hypercube SupercomputerIEEE Micro, 1986
- Collecting Data About Logic SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Distributed discrete-event simulationACM Computing Surveys, 1986
- Statistics on logic simulationPublished by Association for Computing Machinery (ACM) ,1986
- Virtual timeACM Transactions on Programming Languages and Systems, 1985
- The cosmic cubeCommunications of the ACM, 1985