A Programmable Logic Approach for VLSI
- 1 September 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-28 (9) , 594-601
- https://doi.org/10.1109/tc.1979.1675426
Abstract
This paper explores the use of a proposed programmable storage/logic array (SLA) chip as a general purpose universal logic element for digital computers. The SLA is compared to other programmable logic arrays in implementation and utilization, showing how it permits construction of complete digital subsystems on one chip without sacrifice in programmability. When compared with other contending very large-scale integrated technology (VLSI) approaches, such as microprogrammed processors and gate arrays, the SLA offers an attractive combination of cost, performance, and ease of implementation.Keywords
This publication has 4 references indexed in Scilit:
- PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- An associative logic matrixIEEE Journal of Solid-State Circuits, 1976
- An Introduction to Array LogicIBM Journal of Research and Development, 1975
- Hardware Implementation of a Small System in Programmable Logic ArraysIBM Journal of Research and Development, 1975