Characterizing the impact of different memory-intensity levels
- 7 June 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Single-ISA heterogeneous multi-core architectures for multithreaded workload performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Single-ISA heterogeneous multi-core architectures: the potential for processor power reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Comparing program phase detection techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Energy management for commercial serversComputer, 2003
- Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecturePublished by Association for Computing Machinery (ACM) ,2003
- Automatically characterizing large scale program behaviorPublished by Association for Computing Machinery (ACM) ,2002
- VertigoPublished by Association for Computing Machinery (ACM) ,2002
- Specification and implementation of dynamic Web site benchmarksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002