Mixed analog/digital matrix-vector multiplier for neural network synapses

This publication has 16 references indexed in Scilit:

• An experimental hardware neural network using a cascadable, analogue chipset
  International Journal of Electronics, 1995
• ON-CHIP LEARNING WITH ANALOGUE VLSI NEURAL NETWORKS
  International Journal of Neural Systems, 1993
• A HARDWARE EFFICIENT CASCADABLE CHIP SET FOR ANN'S WITH ON-CHIP BACKPROPAGATION
  International Journal of Neural Systems, 1993
• Implementation and performance of an analog nonvolatile neural network
  Analog Integrated Circuits and Signal Processing, 1993
• An analog CMOS chip set for neural networks with arbitrary topologies
  IEEE Transactions on Neural Networks, 1993
• High-swing MOS current mirror with arbitrarily high output resistance
  Electronics Letters, 1992
• An analog neural computer with modular architecture for real-time dynamic computations
  IEEE Journal of Solid-State Circuits, 1992
• Analog CMOS synaptic learning circuits adapted from invertebrate biology
  IEEE Transactions on Circuits and Systems, 1991
• Artificial neural networks using MOS analog multipliers
  IEEE Journal of Solid-State Circuits, 1990
• Design of parallel hardware neural network systems from custom analog VLSI 'building block' chips
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989