Verified functions for generating signed-binary arithmetic hardware
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (12) , 1529-1558
- https://doi.org/10.1109/43.180266
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplicationIEEE Transactions on Computers, 1991
- Synthesis of arithmetic hardware using hardware metafunctionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Merged ArithmeticIEEE Transactions on Computers, 1980
- Inner Product ComputersIEEE Transactions on Computers, 1978
- A 40-ns 17-Bit by 17-Bit Array MultiplierIEEE Transactions on Computers, 1971
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964