True single phase clock dynamic CMOS circuit technique

Publisher Website
Google Scholar
Abstract
Some CMOS circuit techniques, based on a true single-phase clock, where the clock is never inverted, are described. Single-phase dynamic logic and single-phase precharge logic circuits are considered. The advantage of this approach is simple and compact clock distribution and high speed. The high-speed possibility was demonstrated with a binary divider. A clock frequency of 160 MHz was achieved when only standard transistors in a 3- mu m CMOS process were used. The single-phase clock is relatively insensitive to clock rise time, clock fall time, and clock skew.

This publication has 4 references indexed in Scilit: