A CMOS Design Strategy for Bit-Serial Signal Processing
- 1 June 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (3) , 746-753
- https://doi.org/10.1109/jssc.1985.1052377
Abstract
We present a summary of the features and successes of a Silicon Compiler (FIRST) for LSI nMOS bit-serial signal processors. A replacement cell library of CMOS operators has been designed for the compilation of true VLSI bit-serial signal processors. The cell library is implemented in 2.5-/spl mu/m buIk CMOS technology, and maintains a consistent performance of 20 MHz. We describe the design philosophy and style behind the CMOS cells, detailing the dynamic logic style used, its layout and testability. As an example of the capability of the library, we discuss a full-precision complex multiplier.Keywords
This publication has 5 references indexed in Scilit:
- CMOS design technique to eliminate the stuck-open fault problem of testabilityElectronics Letters, 1984
- NORA: a racefree dynamic CMOS technique for pipelined logic structuresIEEE Journal of Solid-State Circuits, 1983
- Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976
- A baker's dozen magnitude approximations and their detection statisticsIEEE Transactions on Aerospace and Electronic Systems, 1976