Concurrent architectures for two-dimensional recursive digital filtering
- 1 June 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 36 (6) , 813-829
- https://doi.org/10.1109/31.90397
Abstract
No abstract availableKeywords
This publication has 37 references indexed in Scilit:
- A video rate architecture for a fully recursive two-dimensional filterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Look-ahead computation: Improving iteration bound in linear recursionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Two-dimensional recursive digital filtering: pipelining, one- and two-dimensional block processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pipelined VLSI recursive filter architectures using scattered look-ahead and decompositionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Application-specific CAD of VLSI second-order sectionsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- Real-time systolic array processor for 2-D spatial filteringIEEE Transactions on Circuits and Systems, 1988
- Concurrent cellular VLSI adaptive filter architecturesIEEE Transactions on Circuits and Systems, 1987
- Arbitrarily high sampling rate adaptive filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
- The maximum sampling rate of digital filters under hardware speed constraintsIEEE Transactions on Circuits and Systems, 1981
- The parallel execution of DO loopsCommunications of the ACM, 1974