An integrated test concept for switched-capacitor dynamic MOS RAM's
- 1 December 1977
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 12 (6) , 693-703
- https://doi.org/10.1109/JSSC.1977.1050980
Abstract
An approach to dynamic MOS RAM testing has been developed. This paper deals in particular with the test problems of switched-capacitor (or single-transistor) MOS RAMs. Test procedures are developed from an understanding of the technology with which the memory circuits are built. The associated design weaknesses and failure modes are first reviewed, and four simple pattern-sensitivity programs are generated. Finally, an efficient test flow is recommended for rigorous functional verification as well as design and yield improvements.Keywords
This publication has 5 references indexed in Scilit:
- Peripheral circuits for one-transistor cell MOS RAM'sIEEE Journal of Solid-State Circuits, 1975
- Optimization of the latching pulse for dynamic flip-flop sensorsIEEE Journal of Solid-State Circuits, 1974
- Design of a high-performance 1024-B switched capacitor p-channel IGFET memory chipIEEE Journal of Solid-State Circuits, 1973
- An 8K B random-access memory chip using the one-device FET cellIEEE Journal of Solid-State Circuits, 1973
- Charge-coupled imaging devices: Design considerationsIEEE Transactions on Electron Devices, 1971