A case study of the test development for the 2nd generation ColdFire/sup R/ microprocessors
- 23 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 424-432
- https://doi.org/10.1109/test.1997.639645
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Detection of undetectable faults using IDDQ testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A BIST methodology for comprehensive testing of RAM with reduced heat dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The direct-mapped instruction cache for ColdFire microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability features of the MC68060 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability considerations in the design of the MC68340 Integrated Processor UnitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability features of the 68040Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002