Instruction generation for hybrid reconfigurable systems
Top Cited Papers
- 1 October 2002
- journal article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 7 (4) , 605-627
- https://doi.org/10.1145/605440.605446
Abstract
Future computing systems need to balance flexibility, specialization, and performance in order to meet market demands and the computing power required by new applications. Instruction generation is a vital component for determining these trade-offs. In this work, we present theory and an algorithm for instruction generation. The algorithm profiles a dataflow graph and iteratively contracts edges to create the templates. We discuss how to target the algorithm toward the novel problem of instruction generation for hybrid reconfigurable systems. In particular, we target the Strategically Programmable System, which embeds complex computational units such as ALUs, IP blocks, and so on into a configurable fabric. We argue that an essential compilation step for these systems is instruction generation, as it is needed to specify the functionality of the embedded computational units. In addition, instruction generation can be used to create soft reconfigurable macros---tightly sequenced prespecified operations placed in the reconfigurable fabric.Keywords
This publication has 14 references indexed in Scilit:
- An Esterel compiler for large control-dominated systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002
- PipeRench: a reconfigurable architecture and compilerComputer, 2000
- The Garp architecture and C compilerComputer, 2000
- SPECC: Specification Language and MethodologyPublished by Springer Nature ,2000
- Xtensa: a configurable and extensible processorIEEE Micro, 2000
- Hierarchical finite state machines with multiple concurrency modelsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Maximizing multiprocessor performance with the SUIF compilerComputer, 1996
- Performance optimization using template mapping for datapath-intensive high-level synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Real-time image processing on a custom computing platformComputer, 1995
- Building and using a highly parallel programmable logic arrayComputer, 1991