Symbolic cover minimization of fully I/O specified finite state machines
- 1 July 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (7) , 779-781
- https://doi.org/10.1109/43.55214
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Using statecharts for hardware description and synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Statecharts: a visual formalism for complex systemsScience of Computer Programming, 1987
- Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic MacrosIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Linear Automaton TransformationsProceedings of the American Mathematical Society, 1958