Silicon Photonic On-Chip Optical Interconnection Networks
- 1 October 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10928081,p. 470-471
- https://doi.org/10.1109/leos.2007.4382483
Abstract
The recent emergence of multicore processor architectures is challenging the on-chip and inter-node communications infrastructure. We present the design of a silicon photonic network-on-chip that can deliver a high-bandwidth, low-latency, and power efficient scalable solution for future chip multiprocessors.Keywords
This publication has 9 references indexed in Scilit:
- On the Design of a Photonic Network-on-ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- 160-Gb/s, 16-Channel Full-Duplex, Single-Chip CMOS Optical TransceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- 125 Gbit/s carrier-injection-based silicon micro-ring silicon modulatorsOptics Express, 2007
- The Past, Present, and Future of Silicon PhotonicsIEEE Journal of Selected Topics in Quantum Electronics, 2006
- Cell Multiprocessor Communication Network: Built for SpeedIEEE Micro, 2006
- CMOS Photonics for High-Speed InterconnectsIEEE Micro, 2006
- Replacing global wires with an on-chip networkPublished by Association for Computing Machinery (ACM) ,2005
- The future of wiresProceedings of the IEEE, 2001
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001