Yield analysis of large integrated-circuit chips
- 1 October 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 7 (5) , 389-395
- https://doi.org/10.1109/jssc.1972.1052898
Abstract
It has been experimentally observed that integrated-circuit yields decrease as their size increases and various attempts have been made to explain the variation. The authors analyze yield in terms of the geometrical factors involved in producing large chips from circular slices. It is shown that the qualitatively correct dependence of yield on area is obtained when a defect density that is higher near the outside of the slice is assumed. Results of computer program calculations of the maximum possible number of chips that can be obtained from a slice are given, assuming both random and nonrandom defect distributions.Keywords
This publication has 6 references indexed in Scilit:
- Comments on "Influence of epitaxial mounds on the yield of integrated circuits"Proceedings of the IEEE, 1970
- A new look at yield of integrated circuitsProceedings of the IEEE, 1970
- Influence of epitaxial mounds on the yield of integrated circuitsProceedings of the IEEE, 1969
- High-yield-processed bipolar LSI arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1968
- Growth of epitaxial silicon layers by vacuum evaporationPhilosophical Magazine, 1964
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964