Defect-tolerant implementation of a systolic array for two-dimensional convolution
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- On the optimization of hierarchical redundancies including configuration nets and switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Programmable 2D linear filter for video applicationsIEEE Journal of Solid-State Circuits, 1990
- A taxonomy of reconfiguration techniques for fault-tolerant processor arraysComputer, 1990
- Reconfigurable architectures for VLSI processing arraysProceedings of the IEEE, 1986