Itanium processor microarchitecture
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 20 (5) , 24-43
- https://doi.org/10.1109/40.877948
Abstract
This article describes the microarchitecture of the Itanium(tm) processor, which is the first implementation of the IA-64 instruction set architecture. The processor is optimized to meet a wide range of requirements - high performance on Internet servers and workstations, support for 64bits of addressing, reliability for mission-critical applications, full IA-32 instruction set compatibility in hardware, and scalability across a range of operating systems and platformsKeywords
This publication has 5 references indexed in Scilit:
- A 0.6 μm BiCMOS processor with dynamic executionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- EPIC: Explicitly Parallel Instruction ComputingComputer, 2000
- Tuning the Pentium Pro microarchitectureIEEE Micro, 1996
- Two-level adaptive training branch predictionPublished by Association for Computing Machinery (ACM) ,1991
- The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offsComputer, 1989