Transition to Pb-free manufacturing using land grid array packaging technology
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- Predicting solder joint reliability for thermal, power, and bend cycle within 25% accuracyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A design and manufacturing solution for high reliable non-leaded CSP's like QFNPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low cost options for next generation packagingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effect of simulation methodology on solder joint crack growth correlationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The application of HITCE ceramic material for LGA-type chip scale packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002