A new k-way partitioning approach for multiple types of FPGAs
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper considers the problem of partitioning a large, technology mapped circuit onto multiple FPGA devices of a specified device library. We propose an iterative three-step approach applying an analytical embedding technique, initial partitioning, and a k-way ratio cut improvement procedure. We successfully partitioned the ACM/SIGDA XILINX FPGA Benchmark circuits obtaining feasible design solutions with lower total dollar costs than previous methods. Moreover, our approach simultaneously assigns the FPGAs to physical locations on the FPGA board.Keywords
This publication has 14 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improving the quadratic objective function in module placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast spectral methods for ratio cut partitioning and clusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multi-way system partitioning into a single type or multiple types of FPGAsPublished by Association for Computing Machinery (ACM) ,1995
- Partitioning very large circuits using analytical placement techniquesPublished by Association for Computing Machinery (ACM) ,1994
- Circuit partitioning for huge logic emulation systemsPublished by Association for Computing Machinery (ACM) ,1994
- Multi-way partitioning via spacefilling curves and dynamic programmingPublished by Association for Computing Machinery (ACM) ,1994
- An efficient method of partitioning circuits for multiple-FPGA implementation.Published by Association for Computing Machinery (ACM) ,1993
- Ratio cut partitioning for hierarchical designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- An algorithm for quadrisection and its application to standard cell placementIEEE Transactions on Circuits and Systems, 1988