Synthesis of pseudo-random pattern testable designs

Publisher Website

13 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/test.1989.82333

Abstract

No abstract available

This publication has 7 references indexed in Scilit:

LSS: A system for production logic synthesis
IBM Journal of Research and Development, 1984
Redundancy and Don't Cares in Logic Synthesis
IEEE Transactions on Computers, 1983
Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test
IBM Journal of Research and Development, 1983
Test-point condensation in the diagnosis of digital circuits
Proceedings of the Institution of Electrical Engineers, 1977
Test Point Placement to Simplify Fault Detection
IEEE Transactions on Computers, 1974
An Automatic Test Generation System for Illiac IV Logic Boards
IEEE Transactions on Computers, 1972
A pseudo-random number generator for the System/360
IBM Systems Journal, 1969