A new router for reducing "antenna effect" in ASIC design
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 601-604
- https://doi.org/10.1109/cicc.1998.695049
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Adaptive Cut Line Selection In Min-cut Placement For Large Scale Sea-of-gates ArraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A new rip-up and reroute algorithm for very large scale gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Detection of an antenna effect in VLSI designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new efficient routing method for channel-less sea-of-gates arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A wafer level monitoring method for plasma-charging damage using antenna PMOSFET test structureIEEE Transactions on Semiconductor Manufacturing, 1997
- CAD at the design-manufacturing interfacePublished by Association for Computing Machinery (ACM) ,1997
- Process induced oxide damage and its implications to device reliability of submicron transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Thin oxide damage by plasma etching and ashing processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992