RTRAM: reconfigurable and testable multi-bit RAM design
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. sc 20, 263-278
- https://doi.org/10.1109/test.1988.207811
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A 128K wordx8 bit dynamic RAMIEEE Journal of Solid-State Circuits, 1984
- A fast 256K DRAM designed for a wide range of applicationsIEEE Journal of Solid-State Circuits, 1984
- A 256K dynamic RAM with page-nibble modeIEEE Journal of Solid-State Circuits, 1983
- A 35 ns 2K x 8 HMOS static RAMIEEE Journal of Solid-State Circuits, 1983
- Approximation of wiring delay in MOSFET LSIIEEE Journal of Solid-State Circuits, 1983
- Very Long Instruction Word architectures and the ELI-512ACM SIGARCH Computer Architecture News, 1983
- A Critique and an Appraisal of VLSI Models of ComputationPublished by Springer Nature ,1981
- The chip complexity of binary arithmeticPublished by Association for Computing Machinery (ACM) ,1980
- Detection oF Pattern-Sensitive Faults in Random-Access MemoriesIEEE Transactions on Computers, 1975
- Blank PageIEEE Transactions on Computers, 1968