System-level Synthesis Of Low-power Hard Real-time Systems
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 697-702
- https://doi.org/10.1109/dac.1997.597234
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A system-design methodology: executable-specification refinementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interactive system-level partitioning with PARTIFPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power analysis and low-power scheduling techniques for embedded DSP softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A case study in computer-aided co-design of embedded controllersDesign Automation for Embedded Systems, 1996
- Implications of classical scheduling results for real-time systemsComputer, 1995
- Power conscious CAD tools and methodologies: a perspectiveProceedings of the IEEE, 1995
- Hardware-software co-design of embedded systemsProceedings of the IEEE, 1994
- Hardware-software cosynthesis for digital systemsIEEE Design & Test of Computers, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992