The density advantage of configurable computing
Top Cited Papers
- 1 April 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 33 (4) , 41-49
- https://doi.org/10.1109/2.839320
Abstract
More and more, field-programmable gate arrays (FPGAs) are accelerating computing applications. The absolute performance achieved by these configurable machines has been impressive-often one to two orders of magnitude greater than processor-based alternatives. Configurable computing is one of the fastest, most economical ways to solve problems such as RSA (Rivest-Shamir-Adelman) decryption, DNA sequence matching, signal processing, emulation, and cryptographic attacks. But questions remain as to why FPGAs have been so much more successful than their microprocessor and DSP counterparts. Do FPGA architectures have inherent advantages? Or are these examples just flukes of technology and market pricing? Will advantages increase, decrease, or remain the same as technology advances? Is there some generalization that accounts for the advantages in these cases? The author attempts to answer these questions and to see how configurable computing fits into the arsenal of structures used to build general, programmable computing platforms.Keywords
This publication has 14 references indexed in Scilit:
- A 150-mhz 43-tap Half-band Fir Digital Filter In 1.2-μm Cmos Generated By Silicon CompilerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 433 MHz 64 b quad issue RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-power, 32-bit RISC processor with signal processing capability and its multiply-adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Future directions of dynamically reprogrammable systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HSRAPublished by Association for Computing Machinery (ACM) ,1999
- M*N Booth encoded multiplier generator using optimized Wallace treesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- A configurable convolution chip with programmable coefficientsIEEE Journal of Solid-State Circuits, 1992
- 30-Msamples/s programmable filter processorIEEE Journal of Solid-State Circuits, 1990
- The architectures and design of a 20-MHz real-time DSP chip setIEEE Journal of Solid-State Circuits, 1989
- Integer multiplication and division on the HP Precision ArchitectureIEEE Transactions on Computers, 1988