A 1.2V, 140GHz receiver with on-die antenna in 65nm CMOS
- 1 June 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15292517,p. 229-232
- https://doi.org/10.1109/rfic.2008.4561424
Abstract
This paper presents a 1.2 V, 100 mW, 140 GHz receiver with on-die antenna in a 65 nm General Purpose (GP) CMOS process with digital back-end. The receiver has a conversion loss of 15-19 dB in the 100-140 GHz range with 102 GHz LO, and occupies a die area of only 580 mum times 700 mum including pads. The LNA achieves 8 dB gain at 140 GHz, 10 GHz bandwidth, at least -1.8 dBm of saturated output power, and maintains 3 dB gain at 125 degC. The on-chip antenna, which meets all density fill requirements of 65 nm CMOS, has -25 dB gain, and occupies 180 mum times 100 mum of die area. Additionally, design techniques which maximize the millimeter-wave performance of CMOS devices are discussed.Keywords
This publication has 6 references indexed in Scilit:
- Design and Modeling Considerations for Fully-Integrated Silicon W-Band TransceiversPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Millimeter-Wave Devices and Circuit Blocks up to 104 GHz in 90 nm CMOSIEEE Journal of Solid-State Circuits, 2007
- 65-nm CMOS, W-Band Receivers for Imaging ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Low Noise Direct Detection Sensors for Millimeter Wave ImagingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- 192 GHz push–push VCO in 0.13 µm CMOSElectronics Letters, 2006
- Performance characteristics of the dual exponentially tapered slot antenna (detsa) for wireless communications applicationsIEEE Transactions on Vehicular Technology, 2003