Low-power CMOS digital design with dual embedded adaptive power supplies
- 1 April 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (4) , 652-655
- https://doi.org/10.1109/4.839927
Abstract
A low-power CMOS design methodology with dual embedded adaptive power supplies is presented. A variable supply-voltage scheme for dual power supplies, namely, the dual-VS scheme, is presented. It is found that the lower supply voltage should be set at 0.7 of the higher supply voltage to minimize chip power dissipation. This knowledge aids designers in the decision of the optimal supply voltages within a restricted design time. An MEPG-4 video codec chip is designed at 2.5 and 1.75 V for internal circuits that are generated from an external power supply of 3.3 V by the dual-VS circuits. Power dissipation is reduced by 57% without degrading circuit performance compared to a conventional CMOS design.Keywords
This publication has 6 references indexed in Scilit:
- An efficient controller for variable supply-voltage low power processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage schemeIEEE Journal of Solid-State Circuits, 1998
- Variable supply-voltage scheme for low-power high-speed CMOS digital designIEEE Journal of Solid-State Circuits, 1998
- Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniquesPublished by Association for Computing Machinery (ACM) ,1998
- A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) schemeIEEE Journal of Solid-State Circuits, 1996
- Clustered voltage scaling technique for low-power designPublished by Association for Computing Machinery (ACM) ,1995