Background memory management for dynamic data structure intensive processing systems
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Telecommunication network management applications often require application-specific ICs that use large dynamically allocated stored data structures. Currently available hardware synthesis environments typically do not support dynamic data structure concepts and their associated memory synthesis problems. In this paper we address the background memory management task in a hardware design trajectory, which includes allocation of a distributed memory architecture, assignment and mapping of abstract data structures to memories, and synthesis of dynamic management behavior. With this approach to explore for the optimal memory architecture, the design entry point is lifted to a higher level than currently used for behavioral synthesis, as the specification can be a high-level program using data abstraction. The power of our approach will be substantiated on an industrial high-performance telecommunication ASIC design.Keywords
This publication has 9 references indexed in Scilit:
- Dataflow-driven Memory Allocation For Multi-dimensional Signal Processing SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SMASH: a program for scheduling memory-intensive application-specific hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Memory synthesis for high speed DSP applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Memory estimation for high level synthesisPublished by Association for Computing Machinery (ACM) ,1994
- Modeling multidimensional data and control flowIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- High — Level SynthesisPublished by Springer Nature ,1992
- Architecture-driven synthesis techniques for VLSI implementation of DSP algorithmsProceedings of the IEEE, 1990
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989