Process partitioning for distributed embedded systems
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We present a new technique for partitioning processes in distributed embedded systems. Our heuristic algorithm minimizes both context switch and communication overhead under real-time deadline and process size constraints; it also tries to allocate functions to processors which are well-suited to that function. The algorithm analyzes the sensitivity of the latency of the task graph to changes in vertices hierarchical clustering, splitting and border adjusting. This algorithm can be used for initial partitioning during co-synthesis of distributed embedded systems. Synthesis of examples partitioned by our algorithm with implementations synthesized directly from the original example shows that our partitioning algorithm significantly improves the results obtainable by practical co-synthesis algorithms.Keywords
This publication has 15 references indexed in Scilit:
- Interactive system-level partitioning with PARTIFPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VHDL system-level specification and partitioning in a hardware/software co-synthesis environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Configuration-level hardware/software partitioning for real-time embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hardware-software co-synthesis of fault-tolerant real-time distributed embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architectural co-synthesis algorithm for distributed, embedded computing systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- Performance analysis of embedded software using implicit path enumerationPublished by Association for Computing Machinery (ACM) ,1995
- Hardware-software cosynthesis for microcontrollersIEEE Design & Test of Computers, 1993
- Hardware-software cosynthesis for digital systemsIEEE Design & Test of Computers, 1993
- Architectural partitioning for system level synthesis of integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Modeling of Software Partition for Distributed Real-Time ApplicationsIEEE Transactions on Software Engineering, 1985