Delay Test: The Next Frontier for LSSD Test Systems
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Delay testing, as opposed to static testing introduces the parameter of time as a new variable. Time impacts the way defects manifest themselves and are modeled as faults, as well as how defect sizes and system timing statistics interact with tester timing constraints in the de- tection of causes for dynamic system malfunctions. This paper briefly discusses some of the issues that had to be addressed in the development of a comprehensive system for delay testing in a Level Sensitive Scan Design environment.Keywords
This publication has 11 references indexed in Scilit:
- A Heuristic Test Data Generation Approach for Program Fault LocalizationPublished by Springer Nature ,2011
- Built-in self-test support in the IBM Engineering Design SystemIBM Journal of Research and Development, 1990
- Gross delay defect evaluation for a CMOS logic design system productIBM Journal of Research and Development, 1990
- A logic chip delay-test method based on system timingIBM Journal of Research and Development, 1990
- Failure diagnosis of structured VLSIIEEE Design & Test of Computers, 1989
- A method for generating weighted random test patternsIBM Journal of Research and Development, 1989
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- The Effects of Races, Delays, and Delay Faults on Test GenerationIEEE Transactions on Computers, 1974
- Automated database-driven digital testingComputer, 1974