Parallel interleaving on parallel DSP architectures
- 27 August 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15206130,p. 195-200
- https://doi.org/10.1109/sips.2002.1049708
Abstract
Today's communications systems especially in the field of wireless communications rely on many different algorithms to provide applications with constantly increasing data rates and higher quality. This development combined with the wireless channel characteristics as well as the invention of turbo codes has particularly increased the importance of interleaver algorithms. In this paper we demonstrate the feasibility to exploit the hardware parallelism in order to accelerate the interleaving procedure. Based on a heuristic algorithm the possible speedup for different interleavers as a function of the degree of parallelism of the hardware is presented. The parallelization is generic in the sense that the assumed underlying hardware is based on a parallel datapath DSP architecture and therefore provides the flexibility of software solutions.Keywords
This publication has 7 references indexed in Scilit:
- A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-TPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A platform-based highly parallel digital signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interleaver properties and their applications to the trellis complexity analysis of turbo codesIEEE Transactions on Communications, 2001
- VLSI architectures for turbo codesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- A new scalable DSP architecture for system on chip (SoC) domainsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Turbo CodingPublished by Springer Nature ,1999