Parameterized schematics (VLSI)

6 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 243-249
https://doi.org/10.1109/dac.1988.14765

Abstract

A design capture system is presented that allows parameterized schematics and code to be intermixed freely to produce annotated net lists. A key feature of the system is its extensibility. It provides a small set of powerful abstractions for design description that can easily be extended by users. The system also allows convenient graphical specification of layout generators, and has been used to produce several large VLSI chips.> Author(s) Barth, R. Xerox PARC Comput. Sci. Lab., Palo Alto, CA, USA Serlet, B. ; Sindhu, P.

Keywords

This publication has 8 references indexed in Scilit:

PatchWork: layout from schematic annotations
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
A structural representation for VLSI design
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
A two-dimensional hardware design language for VLSI
Microprocessing and Microprogramming, 1986
An overview of VHDL language and technology
Published by Association for Computing Machinery (ACM) ,1986
Zeus: A Language for Expressing Algorithms in Hardware
Computer, 1985
The Conlan Project: Concepts, Implementations, and Applications
Computer, 1985
VHSIC Hardware Description Language
Computer, 1985
Instruction set processor specifications (ISPS): The notation and its applications
IEEE Transactions on Computers, 1981