Profile-driven behavioral synthesis for low-power VLSI systems
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 12 (3) , 70
- https://doi.org/10.1109/mdt.1995.466383
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Splicer: a heuristic approach to connectivity bindingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Distributed design-space exploration for high-level synthesis systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level power estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing power using transformationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Low-power electronicsIEEE Design & Test of Computers, 1994
- HYPER-LP: a system for power minimization using architectural transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- A model for estimating power dissipation in a class of DSP VLSI chipsIEEE Transactions on Circuits and Systems, 1991
- Algorithmic and Register-Transfer Level Synthesis: The System Architect’s WorkbenchPublished by Springer Nature ,1990
- Force-directed scheduling in automatic data path synthesisPublished by Association for Computing Machinery (ACM) ,1987
- Synthesis of Hardware for the Control of Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982