Shallow, silicided p+/n junction formation and dopant diffusion in SiO2/TiSi2/Si structure
- 24 April 1989
- journal article
- conference paper
- Published by AIP Publishing in Applied Physics Letters
- Vol. 54 (17) , 1684-1686
- https://doi.org/10.1063/1.101432
Abstract
Shallow silicided p+/n junctions have been formed by implanting boron ions into titanium disilicide layers and the subsequent drive‐in of the implanted boron into the Si substrate by rapid thermal annealing (RTA). Results of boron diffusion in titanium disilicide layer, its segregation at both silicide/Si and oxide/silicide interfaces, and the junction quality are presented. The precipitation of boron at the SiO2/TiSi2 interface is identified for the first time in the form of B2O3. p+/n diodes and short‐channel metal‐oxide‐semiconductor field‐effect transistors with good electrical characteristics have been fabricated using doped silicide technology.Keywords
This publication has 9 references indexed in Scilit:
- Limitations of TiSi2 as a source for dopant diffusionApplied Physics Letters, 1988
- Silicided shallow junction formation by ion implantation of impurity ions into silicide layers and subsequent drive-inJournal of Applied Physics, 1987
- Novel submicrometer MOS devices by self-aligned nitridation of silicideIEEE Transactions on Electron Devices, 1986
- TiSi2thickness limitations for use with shallow junctions and SWAMI or LOCOS isolationIEEE Transactions on Electron Devices, 1986
- The formation of shallow low-resistance source—Drain regions for VLSI CMOS technologiesIEEE Transactions on Electron Devices, 1985
- Development of the Self-Aligned Titanium Silicide Process for VLSI ApplicationsIEEE Journal of Solid-State Circuits, 1985
- Effects of ion implantation doping on the formation of TiSi2Journal of Vacuum Science & Technology A, 1984
- Composite TiSi/sub 2//n+ Poly-Si Low-Resistivity Gate Electrode and Interconnect for VLSI Device TechnologyIEEE Journal of Solid-State Circuits, 1982
- Refractory silicides of titanium and tantalum for low-resistivity gates and interconnectsIEEE Transactions on Electron Devices, 1980