Power and ground network topology optimization for cell based VLSIs
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 524-529
- https://doi.org/10.1109/dac.1992.227748
Abstract
A new power and ground network design problem for cell-based VLSIs is discussed. In contrast to the conventional method, the network topology is optimized, or wiring resource consumption subject to electromigration and voltage drop constraints is minimized. The proposed method has been implemented. Using several examples, the validity of the problem formulation and the solution method was confirmed. Experimental results showed that brute power bus enhancement was meaningless and smart power and ground topologies significantly reduced the consumption of wiring resources.Keywords
This publication has 5 references indexed in Scilit:
- Current estimation in MOS IC logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Minimal area design of power/ground nets having graph topologiesIEEE Transactions on Circuits and Systems, 1987
- A survey of optimization techniques for integrated-circuit designProceedings of the IEEE, 1981
- The Generalized Adjoint Network and Network SensitivitiesIEEE Transactions on Circuit Theory, 1969
- Electromigration failure modes in aluminum metallization for semiconductor devicesProceedings of the IEEE, 1969