MOSFET modeling for low noise, RF circuit design
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper, high frequency (HF) AC and noise modeling of MOSFETs for low noise, radio frequency (RF) integrated circuit (IC) design are discussed. Scalable parasitic model and the Non-Quasi-Static (NQS) model are discussed and verified with the measured data. For the noise modeling, extracted noise sources of MOSFETs in 0.18 μm CMOS process and from RF noise measurements are presented. Finally, the design consideration including selection of device size, bias condition and design of the device geometry are discussed.Keywords
This publication has 11 references indexed in Scilit:
- Accurate thermal noise model for deep-submicron CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS-only rf and baseband circuits for a monolithic 900 MHz wireless transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new model for thermal channel noise of deep-submicron MOSFETs and its application in RF-CMOS designIEEE Journal of Solid-State Circuits, 2001
- High frequency characterization of gate resistance in RF MOSFETsIEEE Electron Device Letters, 2001
- On the high-frequency characteristics of substrate resistance in RF MOSFETsIEEE Electron Device Letters, 2000
- A 1.5-V, 1.5-GHz CMOS low noise amplifierIEEE Journal of Solid-State Circuits, 1997
- Thermal noise modeling for short-channel MOSFETsIEEE Transactions on Electron Devices, 1996
- High-frequency noise measurements on FET's with small dimensionsIEEE Transactions on Electron Devices, 1986
- Gate noise in field effect transistors at moderately high frequenciesProceedings of the IEEE, 1963