ASIC design with OASIS

This publication has 10 references indexed in Scilit:

• Automated synthesis for testability
  IEEE Transactions on Industrial Electronics, 1989
• A quadrisection-based combined place and route scheme for standard cells
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Boundary scan with built-in self-test
  IEEE Design & Test of Computers, 1989
• Design Systems for VLSI Circuits
  Published by Springer Nature ,1987
• An expert-system paradigm for design
  Published by Association for Computing Machinery (ACM) ,1986
• The TimberWolf placement and routing package
  IEEE Journal of Solid-State Circuits, 1985
• The Silc™ Silicon Compiler: Language and Features
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• MacPitts: An Approach to Silicon Compilation
  Computer, 1983
• Bristle Blocks: A Silicon Compiler
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979