Reducing dTLB energy through dynamic resizing
- 6 May 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Exploiting VLIW schedule slacks for dynamic and leakage energy reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Generating physical addresses directly for saving instruction TLB energyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance analysis of re-configurable partitioned TLBsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache decay: exploiting generational behavior to reduce cache leakage powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power aware page allocationPublished by Association for Computing Machinery (ACM) ,2000
- System-level power optimizationACM Transactions on Design Automation of Electronic Systems, 2000
- Operating-system directed power reductionPublished by Association for Computing Machinery (ACM) ,2000
- Reducing TLB power requirementsPublished by Association for Computing Machinery (ACM) ,1997