Pipelined two-port adaptor for wave digital filtering
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1033-1036 vol.2
- https://doi.org/10.1109/icassp.1990.116078
Abstract
The application of fine grain pipelining techniques in the design of high performance wave digital filters (WDFs) is described. The problems of latency in feedback loops can be significantly reduced if computations are organized most significant, as opposed to least significant, bit first and if the results are fed back as soon as they are formed. The result is that chips can be designed which offer significantly higher sampling rates than otherwise can be obtained using conventional methods. How these concepts can be extended to the more challenging problem of WDFs is discussed. It is shown that significant increases in the sampling rate of bit-parallel circuits can be achieved using most significant bit first arithmetic.Keywords
This publication has 3 references indexed in Scilit:
- Bit-Level systolic architectures for high performance IIR filteringJournal of Signal Processing Systems, 1989
- Design of Bireciprocal Wave Digital Filters for High Sampling Rate ApplicationsFrequenz, 1986
- Compact NMOS building blocks and a methodology for dedicated digital filter applicationsIEEE Journal of Solid-State Circuits, 1983