Design of VLSI implementation-oriented LDPC codes
- 1 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 670-673 Vol.1
- https://doi.org/10.1109/vetecf.2003.1285102
Abstract
Recently, low-density parity-check (LDPC) codes have attracted much attention because of their excellent error-correcting performance and highly parallelizable decoding scheme. However, the effective VLSI implementation of an LDPC decoder remains a big challenge and is a crucial issue in determining how well we can exploit the benefits of the LDPC codes in real applications. In this paper, following the joint code and decoder design philosophy, we propose a semi-random design scheme to construct the LDPC codes that not only exhibit very good error-correcting performance but also effectively fit to partially parallel VLSI decoder implementations. The corresponding partially parallel decoder has a very regular structure and simple control mechanism. Our computer simulations show that such LDPC codes achieve very good performance comparable to their counterparts constructed in a fully random scheme, which however have little chance of fitting to partially parallel decoder implementations.Keywords
This publication has 10 references indexed in Scilit:
- LDPC code construction with flexible hardware implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Design of LDPC graphs for hardware implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extended bit-filling and LDPC code designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel decoding architectures for low density parity check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI implementation-oriented (3, k)-regular low-density parity-check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoderIEEE Journal of Solid-State Circuits, 2002
- Low-density parity-check codes based on finite geometries: a rediscovery and new resultsIEEE Transactions on Information Theory, 2001
- VLSI architectures for iterative decoders in magnetic recording channelsIEEE Transactions on Magnetics, 2001
- Improved low-density parity-check codes using irregular graphsIEEE Transactions on Information Theory, 2001
- The capacity of low-density parity-check codes under message-passing decodingIEEE Transactions on Information Theory, 2001