C-based SoC design flow and EDA tools: an ASIC and system vendor perspective
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 19 (12) , 1507-1522
- https://doi.org/10.1109/43.898829
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Buffered Steiner tree construction with wire sizing for interconnect layout optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HAL III: function level hardware logic simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential circuit verification using symbolic model checkingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Resolution of dynamic memory allocation and pointers for the behavioral synthesis from CPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHzPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Superlog, a unified design language for system-on-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VIS: A system for verification and synthesisLecture Notes in Computer Science, 1996
- High — Level SynthesisPublished by Springer Nature ,1992
- Cyber: High Level Synthesis System from Software into ASICPublished by Springer Nature ,1991
- Automatic verification of finite state concurrent system using temporal logic specificationsPublished by Association for Computing Machinery (ACM) ,1983