Buffered Steiner tree construction with wire sizing for interconnect layout optimization

This publication has 18 references indexed in Scilit:

• New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Simultaneous routing and buffer insertion for high performance interconnect
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A heuristic algorithm for the fanout problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wire sizing and buffer insertion for low power and a generalized delay model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A sequential quadratic programming approach to concurrent gate and wire sizing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wiresizing under Elmore delay model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• RC interconnect optimization under the Elmore delay model
  Published by Association for Computing Machinery (ACM) ,1994
• Performance-driven interconnect design based on distributed RC delay model
  Published by Association for Computing Machinery (ACM) ,1993
• The rectilinear steiner arborescence problem
  Algorithmica, 1992
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983