Optimal wire sizing and buffer insertion for low power and a generalized delay model

This publication has 9 references indexed in Scilit:

• Buffer placement in distributed RC-tree networks for minimal Elmore delay
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal and efficient buffer insertion and wire sizing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wiresizing under Elmore delay model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• Simultaneous driver and wire sizing for performance and power optimization
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• RC interconnect optimization under the Elmore delay model
  Published by Association for Computing Machinery (ACM) ,1994
• A methodology and algorithms for post-placement delay optimization
  Published by Association for Computing Machinery (ACM) ,1994
• Performance-driven interconnect design based on distributed RC delay model
  Published by Association for Computing Machinery (ACM) ,1993
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948