A method for concurrent decomposition and factorization of Boolean expressions

This publication has 7 references indexed in Scilit:

• Testability preserving transformations in multi-level logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Factoring logic functions
  IBM Journal of Research and Development, 1987
• Synthesis and Optimization of Multilevel Logic under Timing Constraints
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Logic Design Automation of Fan-In Limited NAND Networks
  IEEE Transactions on Computers, 1969