An efficient tolerance design procedure for yield maximization using optimization techniques and neural network
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1793-1796
- https://doi.org/10.1109/iscas.1993.394093
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Statistical circuit design using neural network and orthogonal arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Circuit tolerance analysis and yield maximization using SPICE with parallel processing techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient algorithm for optimum assignment of circuit component tolerancesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Theory of the backpropagation neural networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- An introduction to computing with neural netsIEEE ASSP Magazine, 1987
- Statistical design centering and tolerancing using parametric samplingIEEE Transactions on Circuits and Systems, 1981
- A least pth optimization algorithm without calculating derivativesIEEE Transactions on Circuits and Systems, 1981
- A Simplex Method for Function MinimizationThe Computer Journal, 1965