Scheduling and resource binding for low power
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 72, 104-109
- https://doi.org/10.1109/isss.1995.520620
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Behavioral synthesis for low powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of low power linear DSP circuits using activity metricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level synthesis techniques for reducing the activity of functional unitsPublished by Association for Computing Machinery (ACM) ,1995
- Towards a high-level power estimation capabilityPublished by Association for Computing Machinery (ACM) ,1995
- Information theoretic measures of energy consumption at register transfer levelPublished by Association for Computing Machinery (ACM) ,1995
- Simultaneous scheduling and binding for power minimization during microarchitecture synthesisPublished by Association for Computing Machinery (ACM) ,1995
- Activity-sensitive architectural power analysis for the control pathPublished by Association for Computing Machinery (ACM) ,1995
- HYPER-LP: a system for power minimization using architectural transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- DISCRETE COSINE TRANSFORMPublished by Elsevier ,1990
- On supercomputing with systolic/wavefront array processorsProceedings of the IEEE, 1984