Hotspot-Limited Microprocessors: Direct Temperature and Power Distribution Measurements
Top Cited Papers
- 26 December 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (1) , 56-65
- https://doi.org/10.1109/jssc.2006.885064
Abstract
An experimental technique is presented, which allows for spatially-resolved imaging of microprocessor power (SIMP). In a first step this method utilizes infrared (IR) thermal imaging, while the processor is effectively cooled using an IR-transparent heat sink. In the second step the underlying power distribution is derived by determining the temperature fields for each individual power source on the chip. The measured chip temperature distribution is represented as a superposition of these temperature fields. The SIMP data reveals significant temporal and spatial variations of the microprocessor power/temperature distribution, which can be attributed to the circuit layout as well as to the varying utilization levels across the processor while running full workloads. In this paper we have applied the SIMP method to the dual core PowerPCtrade970MP microprocessor to measure detailed temperature and power distributions under full operating conditions. In the first part of the paper the impact of power and temperature limitations of high performance CMOS chips is discussed in detail, where we distinguish between hotspot-limited (or temperature-limited) and power-limited chips. The discussion shows the importance of temperature and power distributions for chip floor planning, layout, design and architecture. Second, we present the experimental details of the SIMP method, which is applied to the dual core PowerPC970MP to directly measure the temperature and power fields as a function of workload and frequency. A pronounced movement of the hotspot location is observed. Finally, the hotspot of a competitive microprocessor is compared by measuring temperature efficiencies (temperature increase/performance) for the same workloads and cooling conditionsKeywords
This publication has 7 references indexed in Scilit:
- Impact of Power Granularity On Chip Thermal ModelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Scaling, power, and the future of CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- The Challenges of Electronic Cooling: Past, Current and FutureJournal of Electronic Packaging, 2004
- New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessorsIBM Journal of Research and Development, 2003
- Power-constrained CMOS scaling limitsIBM Journal of Research and Development, 2002
- Measuring Experimental Error in Microprocessor SimulationPublished by Association for Computing Machinery (ACM) ,2001
- Challenges in processor modeling and validation [Guest Editors' introduction]IEEE Micro, 1999