Challenges in processor modeling and validation [Guest Editors' introduction]
- 1 May 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 19 (3) , 9-14
- https://doi.org/10.1109/MM.1999.768495
Abstract
Presents the guest editorial for this issue of the publication.Keywords
This publication has 6 references indexed in Scilit:
- Exceeding the dataflow limit via value predictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Alpha 21264: a 500 MHz out-of-order execution microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance analysis and its impact on designComputer, 1998
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997
- Computer-aided verificationIEEE Spectrum, 1996
- Test Program Generation for Functional Verification of PowePC Processors in IBMProceedings of the 39th conference on Design automation - DAC '02, 1995