MPTG: a portable test generator for cache-coherent multiprocessors
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Logical verification of the NVAX CPU chip designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiprocessor system verification through behavioral modeling and simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A simulation-based approach to architectural verification of multiprocessor systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simulation of IBM Enterprise System/9000 Models 820 and 900IBM Journal of Research and Development, 1992
- Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generatorIBM Systems Journal, 1991
- Verifying a multiprocessor cache controller using random test generationIEEE Design & Test of Computers, 1990